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Introduction/Background
Traumatic brain injuries (TBIs) are a common result of high acceleration events and pose a health threat to Soldiers exposed to improvised explosive devices as well as sports players who are frequently involved in collisions. While severe TBIs may cause obvious superficial damage, mild TBIs that might occur several times are harder to detect and diagnose. There are existing sensors in the military and civilian sports that are intended to detect and classify the severity of impacts using commercially available accelerometers or pressure sensors (or both) (1, 2) . The main limitation of current acceleration and pressure sensors is that they require a constant source of power during monitoring.
To minimize power consumption, researchers at the U.S. Army Research Laboratory have developed an array of 3-axis microelectromechanical system (MEMS) acceleration threshold switches to detect acceleration events (3, 4) . On a single 3 mm x 3 mm chip, there are five spiralshaped springs, each of which are compliant in the x-, y-, and z-axes that close an electrical circuit when an acceleration event exceeds a designed threshold, as shown in figure 1. While the device is idle, the circuits are open, so no power is required except during actual events. When a switch is closed, current travels through a resistor network, and the output voltage is read across a reference resistor. The lowest output voltage level is read when the lowest threshold switch is closed, and the highest output voltage level is read when the highest threshold switch is closed. This setup reduces the number of outputs from 31 (+X, -X, +Y, -Y, +Z, and -Z for each of five levels plus ground [GND]) to 7 (six voltage readings and GND). The tradeoff is that the processor must analyze voltage levels, which are analog values. The analogto-digital converter (ADC) takes a minimum of approximately 20 µs for each conversion (5).
The previous program implemented the ADC multiple times per sampling cycle (once for each output), for a total of a 100-µs delay between samples.
Device testing included short bursts of accelerations from a shock tube to simulate the shock wave from an explosive blast. The device's response included many individual switch closures, some of which lasted fewer than 100 µs. The delay was causing significant data loss, so the device was redesigned with digital outputs and an increased number of threshold levels. The outputs of this new version would not be routed through a resistor network. Instead, the raw value of 0 or 3.3 V would be sent to the microcontroller, which would read these values as a "0" or "1." When an acceleration threshold was exceeded, the mass would hit three contacts, and send a POS or NEG, an X, Y, or Z, and a level 1-8, as shown in figure 2. As such, the number of outputs was increased to 14 (X, Y, Z, POS, NEG, Level 1, 2, 3, 4, 5, 6, 7, 8, and GND). The new digital design eliminates the need for the ADC, and the time and power overhead associated with it. The previous Texas Instruments (TI) microcontroller was also replaced with a newer and faster model. This report discusses the development of the new program to interface the sensor array with the new TI microcontroller.
Hardware and Initial Testing
The main hardware that was being tested was the TI CC430F5137 microcontroller. The chip was in a 48-pin package soldered onto an EM430F5137RF900 target board, which included a Joint Test Action Group (JTAG) connector, a radio frequency (RF) antenna socket, and fully accessible pins to provide external signals to the ports, as shown in figure 3 . The necessary drivers were installed to the computer through provided TI software, and the microcontroller was connected via a MSP-FET430UIF USB Flash Emulation Tool. Programs were written in Code Composer Studio, version 5. A series of test programs were written to test the functionality and capability of the microcontroller. Some programs were used from TI's provided Code examples and from an introductory textbook on microcontrollers (6) . The initial programs were simple: flashing the onboard light-emitting diodes (LEDs) continuously at a single frequency with a software loop, using multiple timers to flash the LEDs at different frequencies, and checking for a button input via a software poll.
Once some basic functionality was shown, interrupts were incorporated. Interrupts, which are a major component in control algorithms, trigger on specific actions like a button press or a timer overflow and redirect the program flow to appropriate subroutines. Software loops that continuously poll for input changes and use software delays are power intensive because the central processing unit (CPU) is constantly running. Using interrupts, the CPU can be shut down during idle times, which reduces power consumption, a major goal of the final design.
To conclude the initial testing phase, a demo program was written that incorporated basic concepts like timer usage, input handling, and data processing as well as more advanced concepts like RF transmission, data storage in both RAM and flash, and data retrieval. The demo program was to retrieve a stream of binary numbers and send them to a receiver via RF. The receiver was to store the data into flash. Then, using switches, the receiver would parse through the data in both directions and display the binary number on LEDs. The pseudocode for the demo is shown in figure 4 , and the code is shown in appendix A. 
Results and Final Program
The final program had to meet several design specifications. The CPU was to enter a low power mode while no input changes were read. Assuming the inputs were initially 0, a rising edge on any of the pins would trigger an interrupt, which would wake up the processor. When awake, the time recorded by the real-time clock would be stored. All following input changes and the time elapsed between samples would be recorded. A software poll, as opposed to interrupt method, was used to collect data once the processor was awake, to avoid latency issues because each interrupt service introduces a delay of about 6 µs. Data collection would be stopped 500 ms after the last input change, which is longer than the duration of a typical acceleration event. The samples would be stored into flash memory and transmitted via RF, after which the program would re-enter the low power mode. Pseudocode outlining the steps of the program is shown in figure 5 . The code for the latest version (version 4) is shown in appendix B.
main(){ initialize LEDs and radio operation loop forever { enter low_power_mode wake up on one of three conditions: 1) Button is pushed on Port 1 (input) 2) Radio receives a signal 3) Button is pushed on Port 2 (output to LED) } } 1) Button is pushed on Port 1 { Transmit byte via RF } 2) Radio receives a signal { Toggle blinking LED Write to flash } 3) Button is pushed on Port 2 { Cursor through flash memory in desired direction Display binary number on LEDs } main(){ initialize the inputs/leds, the real-time clock, the sample bank, the flash memory, and the clock loop forever { enter low_power_mode wake up on any input rising edge change store the real-time clock value process the data via software poll and store in RAM. Repeat until 500 ms of no data store the data into FLASH transmit via RF clear variables } } Figure 5 . Pseudocode outlining the steps of the final program.
Data Structure
There were two data structures considered for storing data from the 13 digital inputs. In the first design, a binary label 0001-1101 (corresponding to the numbers 1 through 13 in decimal) would be assigned to each pin. When an input change was detected, the program would determine which of the 13 pins changed. A flag, indicating whether the pin was high or low after the change, was appended to the label, and the 5 bits of data were stored in a byte, as seen in figure 6 . With this configuration, every change on a pin is recorded with a byte. However, this also means that during each sampling cycle, each of the pins have to be individually checked and handled. In the best-case scenario, no changes occur; no extra processing must occur, so the cycle time is 4 µs. In the worst case scenario, a change is recorded on all 13 pins, which then requires 13 bytes to be stored (1 byte per pin). The sampling cycle in this case increases to 25 µs, primarily because of the time required to write the data to RAM. A second data structure removed the sampling cycle time's dependency on the number of input changes. The inputs read from the ports during each cycle were bit-shifted and masked so that each pin corresponded to a single bit. With 13 input pins, this meant 13 bits were required to store the data. The ports were set up with sensor inputs connected to pins 1-7 on port 1 and bit-shift left once append flag bit and store in a byte 11000 2 12 = 1100 2 flag = 1 (positive edge) 11001 2 Input 12 goes from high to low pins 1-6 on port 2. When a change was detected, a logic statement determined which pins changed from high to low and vice versa, as shown in figure 7 . The drawback of this model was that four bytes of data had to be stored whenever even a single input changed-as opposed to the first model, which stored only one byte per changed input. However, in this model no more than 4 bytes of data will ever need to be written from one polling cycle. In contrast, the first model could require writing as many as 13 bytes of data. With respect to timings, the model had a bestcase scenario where no change was detected and each sampling cycle takes 4 µs. The worst-case scenario was independent of how many inputs changed. If any input changed, the cycle time would be 10 µs. Although this is not as fast as the first design in the case of one or two inputs changing, it is likely that in the final application of the sensor, multiple directions would be experiencing different accelerations in a very short period of time. Therefore, the second design has a smaller chance of data loss than the first. Figure 7 . Flowchart depicting data processing in the second data structure. The notation A.B refers to port A, pin B. The Z's indicate signals that can be any value. By using Boolean logic on the previous input and the new input, information on which pins rose and which fell can be extracted.
Port Initialization
Ports 1 and 2 were used to handle the sensor outputs. Each port has eight available pins, each capable of reading an external signal once an eight-pin header was soldered onto the target board. Ports 1 and 2 were specifically used because interrupts can only be enabled on these two ports for the CC430F5137. Pins 1-7 on Port 1 and pins 1-6 on Port 2 were configured as inputs with no internal pull-up resistor. The pins read a 0 V as a "0" and 3.3 V as a "1". One potential problem with this design is that until the sensor outputs are connected with the GND pad, which is actually 3.3 V, the outputs are floating values. Crosstalk between pins or other factors could cause false positives. A simple fix, if this does create a problem, would be to change the GND pad to give 0 V and initialize the pull-up resistors in the microcontroller. In this setup, 3.3 V would be read as a "0" and 0 V would be a "1". Interrupts can only be triggered in one direction at a time, so currently, it is selected to trigger when a low to high voltage transition occurs. The interrupt should only be serviced at the first input change, which should be a pin going from the initial state ("0") to the changed state ("1").
Real-time Clock Initialization
The real-time clock was used so that the time of the day could be recorded when an acceleration event occurred. The module was initialized with arbitrary values, but future versions will incorporate user input to set the clock.
Flash Initialization
Ten segments of flash memory were reserved to store the data and timestamps. These segments were allocated by writing them into the linker file. According to the data sheet, each segment of flash is accessible, by default, in blocks of 512 bytes. The program was designed so that each sample would consist of four bytes of data and two bytes for the time elapsed. Therefore, each flash segment could hold 85 samples, with 2 extra bytes. The last two bytes of each segment would be used as a status indicator. 0xEEEE marked a full segment, 0xFEFE marked a partially filled segment, and any other two bytes indicated that a blank or corrupted segment that needed to be erased. During initialization, the program would parse through the bank of segments, and search for the first empty or partially full segment, and point the position marker to the next available blank position.
Clock Initialization
In order to execute the data processing commands quickly enough, the main CPU clock was increased. TI code examples were used to change the CPU clock to either 1 or 12 MHz. The former was to be used during flash operations to reduce current draw tenfold, and the latter during processing operations to decrease cycle time. An internal signal called REFO, which is designed to run at 32,768 Hz, was used as a reference clock for the digitally controlled oscillator in place of an external crystal oscillator.
Low Power Mode and Interrupts
Until the first input is received, the CPU was turned off in a low power mode with general interrupts enabled to save power. The CC430 offers five low power modes, with higher modes turning off more processes. Low power mode 3 was selected because it turns off the CPU and main clock, but maintains power to ACLK, which sources the real-time clock. The CPU is restarted in less than 5 µs when any signal is read on the input pins (7).
Process Algorithm
After an input was read, the port interrupts were disabled. A software loop was used to poll for more samples rather than relying on interrupts to receive inputs because an interrupt-based algorithm would suffer from interrupt latencies, which can be around 6 µs per interrupt. A 16-bit timer was set up sourced by the 12-MHz SMCLK divided by 4, in continuous mode. This timer was used to count the number of clock cycles between samples, which was then converted to a time in microseconds. For each cycle of the loop, the input pins were sampled, and if a change was detected, the four bytes of data and two bytes corresponding to the aforementioned timer were stored into an array in RAM. The timer was also reset, so the timer values corresponded to the number of clock cycles between samples. In addition, if the timer overflowed 25 times, then about 500 ms passed with no change in inputs, ending the loop. The timer could overflow less than 25 times, but still record a sample, i.e., an input changed after 20 ms but before the 500 ms window ended. In this case, the proper time would be the number of overflow occurrences multiplied by 20,000 µs and added to the timer value. However, completing this operation is time consuming and would also not fit in the 16 bits available. Instead, a special marker (0xFF00) plus the number of overflow occurrences was stored. An example of the timing of the sampling and data storage into RAM is shown in figure 8 . The voltage level of the pulses (high vs. low) has no meaning in this plot; it is only the timing of the transitions that is important. 
Post-processing
Samples underwent post-processing before they were stored into flash and transmitted. Each sample consisted of six bytes, four of which corresponded to the data (i.e., which pins rose and which ones fell) and two to the timestamp. The timer value was converted to microseconds. The timer started at the end of one sampling cycle and ended when an input changed. It was found that 10 clock cycles passed during a sampling cycle with no input change, which corresponded to 3.5 µs, as seen in figure 8 . The timer did not include the period of time needed to process a sample, which was found to be 9.7 µs, as seen in figure 8 . Therefore, the number of microseconds that elapsed was determined by using the timer value in the equation shown in equation 1.
(
When applied to the sample in figure 8 , where each input pulse was programmed to last 19.78 µs, the program evaluated the time to be 20 µs. However, consistently but infrequently, the time was evaluated to be 16 µs. This error is shown in figure 8 , marked by the red label. On the left side of the trace, the first input change occurs very early in the sampling cycle, but after the actual sampling is complete, so the 3.5-µs cycle completes without a change registering. The next cycle is longer, as the change is registered and stored in RAM, which takes 9.7 µs. There are no input changes in the third and fourth cycles. The next change is registered in the fifth cycle. The actual time elapsed between the two changes is 19.78 µs, but since the program's time is based on the number of cycles that pass, the apparent time is 9.7 + 3.5*2 rounded down to 16 µs. This mistiming error can occur by chance, and so the 3.5-µs minimum sampling cycle time is the limiting factor for the accuracy of the timestamp. This error will be reduced by changing the method of calculation. The number of clock cycles will be used along with the frequency of the clock to calculate the time elapsed, which is more effective than using experimentally determined values to create a formula.
After filling a segment of flash memory with data, the flag bytes were changed to 0xEEEE, and the next available segment was accessed or erased. In the case where all segments were full, no more data would be written to flash, instead of overwriting previously full banks. This prioritized the first samples collected. In the event of a broken sensor or faulty circuitry, repeated nonsense data should not overwrite previous data. Afterwards, all variables in RAM were cleared, and the CPU was put into low power mode again.
Summary and Conclusions
The sampling delay was improved from the previous design. Previously, 100 µs were required between samples, causing data loss. With the new program, the delay has been improved to roughly 10 µs. The program has timestamp accuracy for each sample of about 3.5 µs. This means that, assuming samples are not input faster than the 10-µs delay, the program's evaluation of the time elapsed is accurate to within 3.5 µs.
There are still improvements that can be made to this program. It is incomplete, because RF transmission has not been implemented. The program will transmit samples that have just occurred in the last input cycle. It will also be able to send all data stored in flash upon user input. The timing delay will also be reduced after experimentation with different clock rates. The use of an external crystal, which oscillates at more stable frequencies, especially in the case of varying conditions like high temperatures, will also be tested. Furthermore, the power consumption of the device will be optimized. For example, while decreasing the clock rate to 1 MHz for flash operation decreases the current tenfold, the time it takes to complete the process might also be 10 times faster. The real-time clock module will also be changed to implement user-input to set the time. Once the program is complete, device testing with the new generation sensors will be conducted. = {PACKET_LEN, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E, 0x1F, 0x20}; const unsigned char TxBuffer2 
Appendix B. Code for Version 4
This is the latest version to-date (version 4). 
